

What is claimed is:

1. A nonvolatile semiconductor memory device comprising:

a substrate;

5 a semiconductor channel forming region in the vicinity of the surface of the substrate;

a first and a second impurity regions formed in the vicinity of the surface of the substrate sandwiching the channel forming region between them, acting as a source and a drain in operation;

10 a gate insulating film stacked on the channel forming region, and comprised of a plurality of films;

a gate electrode formed on the gate insulating film;

15 a charge storing means which is formed in the gate insulating film dispersed in the plane facing the channel forming region and in the direction of thickness and is injected with excited hot electrons in operation due to an electric field applied; and

20 wherein a bottom insulating film positioned at the bottom in said gate insulating film comprises a dielectric film that makes an energy barrier between the bottom insulating film and the substrate lower than that between silicon dioxide and silicon.

25 2. A nonvolatile semiconductor memory device as

set forth in claim 1, wherein said bottom insulating film comprises a dielectric film that makes an energy barrier between the bottom insulating film and the substrate lower than that between silicon and an oxynitride film formed after silicon dioxide is nitrided.

3. A nonvolatile semiconductor memory device as set forth in claim 2, wherein the percentage of nitrogen content in said oxynitride film is not greater than 10%.

4. A nonvolatile semiconductor memory device as set forth in claim 1, wherein in a write or erasure state, said charge storing means is primarily injected with any one of channel hot electrons, ballistic hot electrons, secondarily generated hot electrons, substrate hot electrons, and hot electrons caused by band-to-band tunneling current.

5. A nonvolatile semiconductor memory device as set forth in claim 1, wherein said dielectric film included in said bottom insulating film exhibits a Fowler-Nordheim (FN) type tunneling electroconductivity.

6. A nonvolatile semiconductor memory device as set forth in claim 1, wherein said bottom insulating film includes said dielectric film comprised of any one or a combination of a silicon nitride film, a silicon oxynitride film, a tantalum oxide film, a zirconium oxide film, an aluminum oxide film, a titanium oxide film, a

hafnium oxide, a barium strontium titanium oxide, and an yttrium oxide film.

5 7. A nonvolatile semiconductor memory device as set forth in claim 1, wherein, said gate insulating film comprises a nitride film or an oxynitride film exhibiting a Frenkel-Pool (FP) type electroconductivity on said bottom insulating film.

10 8. A nonvolatile semiconductor memory device as set forth in claim 1, wherein said gate insulating film comprises:

 a first region into which the hot electrons are injected from said first impurity region;

 a second region into which the hot electrons are injected from said second impurity region; and

15 a third region between the first and the second impurity regions into which the hot electrons are not injected.

20 9. A nonvolatile semiconductor memory device as set forth in claim 1, wherein said gate insulating film comprises:

 a first region at the side of said first impurity region;

 a second region at the side of said second impurity region; and

25 a third region between the first and the second

regions,

wherein said charge storage means is formed in the first and the second regions; and

5 wherein the distribution region of the charge storing means is spatially separated by the third region.

10. A nonvolatile semiconductor memory device as set forth in claim 9, wherein

10 said first and second regions are stacked film structures comprised of a number of films stacked together, and

said third region is a single layer of a dielectric.

15 11. A nonvolatile semiconductor memory device as set forth in claim 9, wherein a gate electrode formed on said third region is spatially separated from gate electrodes formed on said first region and second regions.

12. A nonvolatile semiconductor memory device as set forth in claim 1, comprising:

20 a plurality of memory transistors each of which including said channel forming region, said first and second impurity regions, said gate insulating film, and said gate electrodes, and arranged in both a word line direction and a bit line direction;

25 a plurality of word lines; and

a plurality of common lines which intersect with the plurality of word lines in an electrically insulated state,

5 wherein the plurality of gate electrodes are respectively connected to the plurality of word lines; and

wherein the plurality of the first and second impurity regions are coupled with the plurality of common lines.

10 13. A nonvolatile semiconductor memory device as set forth in claim 12, comprising:

word lines commonly connecting said gate electrodes in a word line direction;

15 first common lines commonly connecting said first impurity regions in a bit line direction; and

second common lines commonly connecting said second impurity regions.

14. A nonvolatile semiconductor memory device as set forth in claim 13, wherein:

20 said first common lines include

first sub-lines commonly connecting said first impurity regions in a bit line direction and

first main lines commonly connecting the first sub-lines in a bit line direction;

25 said second common lines include

second sub-lines commonly connecting said
second impurity regions and

second main lines commonly connecting the
second sub-lines; and

5 said plurality of memory transistors are
connected in parallel between the first sub-lines and the
second sub-lines.

10 15. A nonvolatile semiconductor memory device as
set forth in claim 1, wherein said charge storing means
does not have conductivity as a plane as a whole facing
said channel forming region at least when there is not
dissipation of charge in the outside.

15 16. A nonvolatile semiconductor memory device as
set forth in claim 15, wherein said gate insulating film
comprises:

a bottom insulating film on said channel
forming region;

a nitride film or an oxynitride film on said
bottom insulating film; and

20 a top insulating film on said nitride film or
oxynitride film.

25 17. A nonvolatile semiconductor memory device as
set forth in claim 15, wherein said gate insulating film
comprises:

a bottom insulating film on said channel

forming region, and

a top insulating film on said bottom insulating film.

5 18. A nonvolatile semiconductor memory device as set forth in claim 17, wherein the Si-H bond density in the bottom insulating film is lower than that in the nitride film that shows a FP type electroconductivity and constitutes said top insulating film.

10 19. A nonvolatile semiconductor memory device as set forth in claim 18, wherein the Si-H bond density in the bottom insulating film is lower than 1×10^{20} atoms/mm³.

15 20. A nonvolatile semiconductor memory device as set forth in claim 19, wherein the Si-H bond density in the bottom insulating film is by more than one order of magnitudes lower than that in the nitride film showing a FP type electroconductivity and constituting said top insulating film.

20 21. A nonvolatile semiconductor memory device as set forth in claim 17, wherein said bottom insulating film comprises a buffer oxide film on said channel forming region and a dielectric film that is formed on said buffer oxide film and is comprised of a material having a dielectric constant greater than that of silicon dioxide.

25 22. A nonvolatile semiconductor memory device as

set forth in claim 17, wherein said bottom insulating film comprises:

a dielectric film formed on said channel forming region and comprised of a material having a dielectric constant greater than that of silicon dioxide and

a silicon dioxide film formed on the dielectric film.

23. A nonvolatile semiconductor memory device as set forth in claim 15, wherein said gate insulating film comprises:

a bottom insulating film on said channel forming region and

mutually insulated small particle conductors formed on the bottom film and functioning as said charge storing means.

24. A nonvolatile semiconductor memory device as set forth in claim 23, wherein said small particle conductors are of diameters not greater than 10 nanometers.

25. A nonvolatile semiconductor memory device comprising:

a substrate;

a semiconductor channel forming region in the vicinity of the surface of the substrate;

a first and a second impurity regions formed in the vicinity of the surface of the substrate sandwiching the channel forming region between them, acting as a source and a drain in operation;

5 a gate insulating film stacked on the channel forming region and comprised of a plurality of films;

a gate electrode formed on the gate insulating film; and

10 a charge storing means which is formed in said gate insulating film dispersed in the plane facing said channel forming region and in the direction of thickness and is primarily injected in operation with channel hot electrons, ballistic hot electrons, secondarily generated hot electrons, substrate hot electrons, and hot electrons
15 caused by band-to-band tunneling current, and

wherein a bottom insulating film positioned at the bottom in the gate insulating film comprises a dielectric film of a material having a dielectric constant greater than that of silicon dioxide.

20 26. A nonvolatile semiconductor memory device as set forth in claim 25, wherein the Si-H bond density in said bottom insulating film is lower than that in a nitride film showing a FP type electroconductivity and constituting said gate insulating film.

25 27. A nonvolatile semiconductor memory device as

set forth in claim 26, wherein the Si-H bond density in said bottom insulating film is lower than 1×10^{20} atoms/mm³.

5 28. A nonvolatile semiconductor memory device as set forth in claim 27, wherein the Si-H bond density in said bottom insulating film is by more than one order of magnitudes lower than that in a nitride film showing a FP type electroconductivity and constituting said gate insulating film.

10 29. A nonvolatile semiconductor memory device comprising:

a substrate;

a semiconductor channel forming region in the vicinity of the surface of the substrate;

15 a first and a second impurity regions formed in the vicinity of the surface of the substrate sandwiching the channel forming region between them, acting as a source and a drain in operation;

a gate insulating film stacked on the channel forming region and comprised of a plurality of films;

20 a gate electrode formed on the gate insulating film; and

25 a charge storing means which is formed in said gate insulating film dispersed in the plane facing said channel forming region and in the direction of thickness and is primarily injected in operation with channel hot

electrons, ballistic hot electrons, secondarily generated hot electrons, substrate hot electrons, and hot electrons caused by band-to-band tunneling current,

wherein the gate insulating film comprises:

5 a first region at the side of the first impurity region;

 a second region at the side of the second impurity region; and

10 a third region between the first and the second regions,

 wherein said charge storage means is formed in the first and the second regions; and

 wherein the distribution region of the charge storing means is spatially separated by the third region.

15 30. A nonvolatile semiconductor memory device as set forth in claim 29, wherein

 said first and second regions are stacked film structures comprised of a number of films stacked together, and

20 said third region is a single layer of a dielectric.

 31. A method for operating a nonvolatile semiconductor memory device comprising a substrate; a channel forming region of a semiconductor in the vicinity
25 of the surface of the substrate; a first and a second

impurity regions formed in the vicinity of the surface of the substrate sandwiching the channel forming region between them and acting as a source and a drain in operation; a gate insulating film stacked on the channel forming region and comprised of a plurality of films; a gate electrode formed on the gate insulating film; and a charge storing means which is formed in the gate insulating film dispersed in the plane facing the channel forming region and in the direction of thickness and is primarily injected with hot electrons in operation, and a bottom insulating film positioned at the bottom in the gate insulating film comprising a dielectric film that makes the energy barrier between the bottom insulating film and the substrate lower than that between silicon dioxide and silicon,

said method comprising, in a write operation, a step of setting the voltage applied between the first and second impurity regions lower than that when the write speed is constant and the bottom insulating film is comprised of silicon dioxide.

32. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, comprising a step of setting said voltage applied between said first and second impurity regions not higher than 3.3 V.

33. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, comprising a step of setting said voltage lower than an energy barrier between silicon dioxide and said substrate at the side of conduction band.

34. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, comprising steps of:

reversing the application conditions of the bias voltage to said first and second impurity regions; and

performing a write operation again and injecting hot electrons into said charge storing means from either the side of said first or the side of the second impurity regions opposite to the side in said write operation.

35. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, wherein, in the distribution plane of said charge storing means facing said channel forming region, hot electrons injected from said first impurity region are localized and stored in the area at the side of the first impurity region.

36. A method for operating a nonvolatile semiconductor memory device as set forth in claim 34,

wherein, in the distribution plane of said charge storing means facing said channel forming region, hot electrons injected from said second impurity region are localized and stored in the area at the side of the second impurity region, when the application conditions of the bias voltage to said first and second impurity regions is reversed and a write operation is performed once again.

37. A method for operating a nonvolatile semiconductor memory device as set forth in claim 36, wherein, in said gate insulating film, the two storing regions of hot electrons injected from said first and second impurity regions are separated in two areas along the channel direction, sandwiching an intermediate region into which hot electrons are not injected.

38. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, comprising, in a read operation, steps of:

applying a specified read drain voltage between said first and second impurity regions while so as to make the source to be the impurity region at the side of the charge storing means to be read; and

applying a specified read gate voltage on said gate electrode.

39. A method for operating a nonvolatile semiconductor memory device as set forth in claim 34,

comprising, in a read operation, a step of reading more than two bits multi-bit data that are based on the hot electrons injected from said first and second impurity regions by changing the application direction of voltages to the first and the second impurity regions.

40. A method for operating a nonvolatile semiconductor memory device as set forth in claim 34, comprising, in an erasure operation, a step of extracting the charge injected from said first impurity region and stored in said charge storing means to the side of the first impurity region by utilizing the direct tunneling or the FN tunneling.

41. A method for operating a nonvolatile semiconductor memory device as set forth in claim 34, comprising, in an erasure operation, a step of extracting simultaneously or separately the charge, which are injected from said first and second impurity regions and stored in two separated areas near the two ends of said charge storing means in the channel direction, to the side of the substrate by utilizing the direct tunneling or the FN tunneling.

42. A method for operating a nonvolatile semiconductor memory device as set forth in claim 34, comprising, in an erasure operation, a step of injecting hot holes into said charge storing means from said first

and second impurity regions.

43. A method for operating a nonvolatile semiconductor memory device as set forth in claim 31, wherein said charge storing means does not have conductivity as a plane as a whole facing said channel forming region at least when there is not dissipation of charge in the outside.

44. A method for operating a nonvolatile semiconductor memory device as set forth in claim 43, wherein said gate insulating film comprises:

a bottom insulating film formed on said channel forming region;

a nitride film or an oxynitride film formed on the bottom insulating film; and

a top insulating film formed on the nitride film or oxynitride film.

45. A method for operating a nonvolatile semiconductor memory device as set forth in claim 43, wherein said gate insulating film comprises:

a bottom insulating film on said channel forming region and

a top insulating film on the bottom insulating film.

46. A method for operating a nonvolatile semiconductor memory device as set forth in claim 45,

wherein said bottom insulating film comprises:

a buffer oxide film on said channel forming region and

5 a dielectric film of a material which has a dielectric constant greater than that of silicon dioxide and is formed on the buffer oxide film.

47. A method for operating a nonvolatile semiconductor memory device as set forth in claim 46, wherein said bottom insulating film comprises:

10 a dielectric film of a material which has a dielectric constant greater than that of silicon dioxide and is formed on said channel forming region; and

a silicon dioxide film formed on the dielectric film.

15 48. A method for operating a nonvolatile semiconductor memory device as set forth in claim 43, wherein said gate insulating film comprises:

a bottom insulating film on said channel forming region; and

20 mutually insulated small particle conductors formed on the bottom film and functioning as said charge storing means.

49. A method for operating a nonvolatile semiconductor memory device as set forth in claim 48,
25 wherein said small particle conductors are of diameters

	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---